- Sep 06, 2021
-
-
Minyong Li authored
-
Minyong Li authored
-
Minyong Li authored
This stops at the middle of memory write back.
-
Minyong Li authored
The binary representation is correct.
-
- Aug 29, 2021
-
-
Minyong Li authored
91d71c41 already includes the memory load instructions. In addition, these bind statements do not work well with a few tools I use. This reverts commit d7827bd8.
-
- Aug 23, 2021
-
-
Minyong Li authored
-
Minyong Li authored
-
Minyong Li authored
-
Minyong Li authored
-
Minyong Li authored
-
Minyong Li authored
-
Minyong Li authored
-
Minyong Li authored
This may be further expanded into an ALU test.
-
Minyong Li authored
-
Minyong Li authored
Chisel UInt conversion from/to aggregates involves reversal. This causes problem for the Quarter Rounds, since they receive wrong bits, leading to completely different results (which are wrong).
-
Minyong Li authored
-
- Aug 22, 2021
-
-
Minyong Li authored
-
- Aug 21, 2021
-
-
Minyong Li authored
-
Minyong Li authored
Particularly: firrtl_black_box_resource_files.f
-
Minyong Li authored
-
Minyong Li authored
-
Minyong Li authored
-
Minyong Li authored
-
Minyong Li authored
-
- Jul 22, 2021
-
-
Minyong Li authored
This may be used to interrupt an external controller.
-
Minyong Li authored
There is now only a 'halt' signal that stops the processor.
-
- Jul 13, 2021
-
-
Minyong Li authored
Now Read-After-Write gives old data (Read-First). Quartus does not give warnings. No bypass logic is implemented.
-
- Jul 12, 2021
-
-
Minyong Li authored
-
Minyong Li authored
-
- Jul 11, 2021
-
-
Minyong Li authored
-
Minyong Li authored
Two simultaneous read causes Quartus to synthesize additional BRAM and is unnecessary. This commit attempts to make Quartus to infer a Simple Dual-Port RAM. Plus a take pin exposed from CanCore, which can be used to take control on both of the memories.
-
Minyong Li authored
This version of core uses a more RISC-like architecture. - a register file is added - unused configs and signals are removed - various changes
-
Minyong Li authored
This reverts 585b1228.
-
Minyong Li authored
-
Minyong Li authored
-
Minyong Li authored
-
- Jul 08, 2021
-
-
Minyong Li authored
-
Minyong Li authored
... as a preparation of architecture refactor.
-
Minyong Li authored
Architectural change: the flattened columnar round and diagonal round are now stacked and controlled by a signal, which means only one can be activated now.
-
- Jul 07, 2021
-
-
Minyong Li authored
An addition is trivially synthesized to a ripple-carry adder. With 512b + 512b the carry chain is super long and delay becomes super high. Although the results are same, now just use 16 32b ripple- carry adders, which is also what the standards specify. Later a faster adder may be considered.
-