Skip to content

GitLab

Verified Commit 324345a5 authored by Minyong Li's avatar Minyong Li 💬
Browse files

fpga/de1-soc/CanCore.qsf: update

parent 5f8e2917
Pipeline #7482 passed with stage
in 1 minute and 12 seconds
Hide whitespace changes
Inline Side-by-side
fpga/de1-soc/CanCore.qsf
View file @ 324345a5
......@@ -80,5 +80,5 @@ set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH CanCoreTest -se
set_global_assignment -name EDA_TEST_BENCH_NAME CanCoreTest -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id CanCoreTest
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME CanCoreTest -section_id CanCoreTest
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name EDA_TEST_BENCH_FILE ../../testbench/CanCore.tb.v -section_id CanCoreTest
\ No newline at end of file
set_global_assignment -name EDA_TEST_BENCH_FILE ../../testbench/CanCore.tb.v -section_id CanCoreTest
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
\ No newline at end of file
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment