Verified Commit 1b84b48a authored by Minyong Li's avatar Minyong Li 💬
Browse files

Main: add main entry

parent 5a7a9f52
// SPDX-FileCopyrightText: 2021 Minyong Li <ml10g20@soton.ac.uk>
// SPDX-License-Identifier: GPL-3.0-or-later
package uk.ac.soton.ecs.can
import chisel3.stage._
import chisel3.util.log2Ceil
import uk.ac.soton.ecs.can.core.CanCore
import uk.ac.soton.ecs.can.config.CanCoreConfiguration
object Main extends App {
implicit private val coreCfg = CanCoreConfiguration(
immediateWidth = log2Ceil(128),
programMemoryWords = 128,
dataMemoryWords = 16,
syncReadMemory = true,
registerFileWords = 2,
quarterRoundType = 1
)
private val stage = new ChiselStage
stage.execute(
args,
Seq(ChiselGeneratorAnnotation(() => new CanCore))
)
}
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment