Verified Commit 03be9282 authored by Minyong Li's avatar Minyong Li 💬
Browse files

core.Round: remove

parent 2f83dccb
// SPDX-FileCopyrightText: 2021 Minyong Li <>
// SPDX-License-Identifier: CERN-OHL-W-2.0
import chisel3._
class Round(implicit cfg: CanCoreConfiguration) extends MultiIOModule {
val roundSelect = IO(Input(Bool()))
val in = IO(Input(UInt(512.W)))
val out = IO(Output(UInt(512.W)))
private val columnarRound = Module(new ColumnarRound)
private val diagonalRound = Module(new DiagonalRound) := in := in
out := Mux(roundSelect, columnarRound.out, diagonalRound.out)
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment