Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
SoCDebug Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package Registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
SoCDebug Tech
Commits
05574880d32139de3b4f3a8b5ff3b45f551751e5
Select Git revision
Branches
2
main
default
protected
feat_extio
2 results
socdebug_tech
socket
vivado_packages
Author
Search by author
Any Author
authors
dam1n19
dam1n19
dwf1m12
dwf1m12
dwn1c21
dwn1c21
eb3u21
eb3u21
hhp1n22
hhp1n22
John Darlington
JohnD
6 authors
Oct 08, 2024
support FPGA targets other than zynqplus
· 05574880
dwf1m12
authored
5 months ago
05574880
Oct 02, 2024
refactor socdebug for extio8x4 integration
· 05781fa3
dwf1m12
authored
5 months ago
05781fa3
Jul 04, 2023
Added UART Packaging
· 27140834
dam1n19
authored
1 year ago
27140834
Updated make recipies and removed unused ft1248 axi stream package
· 6afabad6
dam1n19
authored
1 year ago
6afabad6
Loading
