Added UART Packaging (27140834) · Commits · SoCLabs / SoCDebug Tech · GitLab

Skip to content

GitLab

Explore

Sign in
Register

Primary navigation

Project

SoCDebug Tech
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Terraform modules
- Incidents

Snippets Groups Projects

27140834

Commit 27140834 authored 1 year ago by dam1n19

Downloads
- Patches
- Plain Diff

Added UART Packaging

parent dd994317

No related branches found

No related tags found

Loading

Changes 5

Expand all Hide whitespace changes

Inline Side-by-side

Showing

flist/uart_axi_master.flist 2 additions, 1 deletion

flist/uart_axi_master.flist
fpga/makefile 2 additions, 2 deletions

fpga/makefile
socket/vivado_packages/uart_to_AXI_master_1.0/hdl/uart_to_AXI_master_v1_0.v 1 addition, 1 deletion

...ages/uart_to_AXI_master_1.0/hdl/uart_to_AXI_master_v1_0.v
socket/wrappers/uart_axi_master/uart_axi_master.v 125 additions, 0 deletions

socket/wrappers/uart_axi_master/uart_axi_master.v
socket/wrappers/uart_axi_master/uart_to_AXI_master_v1_0_M00_AXI.v 907 additions, 0 deletions

...rappers/uart_axi_master/uart_to_AXI_master_v1_0_M00_AXI.v

with 1037 additions and 4 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment