Skip to content
Snippets Groups Projects
Commit f64ea90c authored by David Mapstone's avatar David Mapstone
Browse files

Modified stimgen to end simulation. Updated testbench files to finish simulaiton instead of stop

parent 2d56f55e
No related branches found
No related tags found
No related merge requests found
......@@ -54,6 +54,7 @@ def fri_output(out_file, word_list):
with open(out_file, "w", encoding="UTF8", newline='') as f:
f.write(soclabs_header + "\n;")
f.write(table_str)
f.write("\nQ") # Add End of Simulation Flag
def stimulus_generation(in_file, start_address, size):
"""
......
......@@ -889,8 +889,8 @@ module cmsdk_ahb_filereadcore #(
// if simulation ended by Quit command then halt simulation
if ( cmd_reg ===`ARM_FRBM_CMD_QUIT )
begin
$display (" Simulation halted.");
$stop;
$display (" Simulation Ended.");
$finish;
end
end // if begin
end // always begin
......
......@@ -116,11 +116,11 @@ always
//********************************************************************************
// Address decoder, need to be changed for other configuration
//********************************************************************************
// 0x10000000 - 0x10000FFF : HSEL #0 - Hash Accelerator
// 0x60010000 - 0x60010FFF : HSEL #0 - Hash Accelerator
// 0x11000000 - 0x11000FFF : HSEL #1 - SRAM
// Other addresses : HSEL #2 - Default slave
assign hsel0 = (haddr[31:20] == 20'h600)? 1'b1:1'b0;
assign hsel0 = (haddr[31:12] == 20'h60010)? 1'b1:1'b0;
assign hsel1 = (haddr[31:12] == 20'h11000)? 1'b1:1'b0;
assign hsel2 = (hsel0|hsel1)? 1'b0:1'b1;
......
......@@ -857,4 +857,5 @@ W 0x600107ec 0x903c2743 word
W 0x600107f0 0xff5d4bb0 word
W 0x600107f4 0xa1da47c5 word
W 0x600107f8 0xc8285c6e word
W 0x600107fc 0xcfe0cd25 word
\ No newline at end of file
W 0x600107fc 0xcfe0cd25 word
Q
\ No newline at end of file
......@@ -4243,3 +4243,4 @@ c8285c6e
cfe0cd25
00000000
80000001
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment