Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
NanoSoC Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
NanoSoC Tech
Commits
5b1ffaf671011d95d91cc3d8f4becae2dbcef3aa
Select Git revision
Branches
10
main
default
protected
feat_dma230_dataio
feat_qspi_rom
feat_extio
feat_dmax4
feat_dma350
feat_nanosoc_regions
feat_accel_decouple
dev
feat_accel_hash_stream
Tags
1
nanosoc-2023
11 results
nanosoc_tech
nanosoc
nanosoc_subsystems
debug
verilog
nanosoc_ss_debug.v
Author
Search by author
Any Author
authors
dam1n19
dam1n19
dwf1m12
dwf1m12
dwn1c21
dwn1c21
eb3u21
eb3u21
hhp1n22
hhp1n22
John Darlington
JohnD
6 authors
Oct 02, 2024
merge extio8x4 interface and tests
· 5b1ffaf6
dwf1m12
authored
8 months ago
5b1ffaf6
Jul 01, 2023
Renamed system directory to nanosoc
· b0c277f1
dam1n19
authored
1 year ago
b0c277f1
Jun 23, 2023
Linted Debug Subsystem
· 6d173a63
dam1n19
authored
1 year ago
6d173a63
Jun 22, 2023
Successful simulation on NanoSoC Refactoring
· be8c5137
dam1n19
authored
1 year ago
be8c5137
Jun 16, 2023
SOC1-230
: Fixed my surname and updated interconnect subsystem
· d5a2acbb
dam1n19
authored
2 years ago
d5a2acbb
SOC1-230
: Fixed wiring errors in sram regions and started construction expansion subsystem
· c357b19d
dam1n19
authored
2 years ago
c357b19d
Jun 15, 2023
SOC1-230
: Renamed Debug Master in Bus Matrix and created debug Subsystem
· 30156ab6
dam1n19
authored
2 years ago
30156ab6
Loading
