bootrom generation and prep for IO pads
Showing
- Cortex-M0/soclabs_demo/systems/cortex_m0_mcu/verilog/ahb_bootrom.v 29 additions, 0 deletions.../soclabs_demo/systems/cortex_m0_mcu/verilog/ahb_bootrom.v
- Cortex-M0/soclabs_demo/systems/cortex_m0_mcu/verilog/ahb_bootrom__mangled.v 2381 additions, 0 deletions...demo/systems/cortex_m0_mcu/verilog/ahb_bootrom__mangled.v
- Cortex-M0/soclabs_demo/systems/cortex_m0_mcu/verilog/bootrom.v 267 additions, 0 deletions...x-M0/soclabs_demo/systems/cortex_m0_mcu/verilog/bootrom.v
- Cortex-M0/soclabs_demo/systems/cortex_m0_mcu/verilog/cmsdk_mcu_chip.v 1320 additions, 0 deletions...clabs_demo/systems/cortex_m0_mcu/verilog/cmsdk_mcu_chip.v
- GLIB/mem/verilog/SROM_Ax32.v 96 additions, 0 deletionsGLIB/mem/verilog/SROM_Ax32.v
- GLIB/pads/verilog/GLIB_PADLIB.v 146 additions, 0 deletionsGLIB/pads/verilog/GLIB_PADLIB.v
Loading
Please register or sign in to comment