Skip to content
Snippets Groups Projects
Commit 9d47f0f7 authored by David Mapstone's avatar David Mapstone
Browse files

Moved Wrapper Veriifcation Components

parent 5639a6ae
Branches
No related tags found
No related merge requests found
...@@ -12,5 +12,5 @@ ...@@ -12,5 +12,5 @@
#!/usr/bin/env bash #!/usr/bin/env bash
mkdir -p $SOC_TOP/simulate/sim/ mkdir -p $SOC_TOP/simulate/sim/
iverilog -I $SOC_TOP/hdl/verif/ -I $SOC_TOP/hdl/src/ -I $SHA_2_ACC_DIR/hdl/src/ -g2012 -o $SOC_TOP/simulate/sim/$1.vvp $SOC_TOP/hdl/verif/tb_$1.sv iverilog -I $SOC_TOP/hdl/verif/ -I $SOC_TOP/hdl/verif/submodules -I $SOC_TOP/hdl/src/ -I $SHA_2_ACC_DIR/hdl/src/ -g2012 -o $SOC_TOP/simulate/sim/$1.vvp $SOC_TOP/hdl/verif/tb_$1.sv
cd $SOC_TOP/simulate/sim/ && vvp $1.vvp $2 cd $SOC_TOP/simulate/sim/ && vvp $1.vvp $2
\ No newline at end of file
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment