Skip to content
Snippets Groups Projects
Commit cfef7ffd authored by dam1n19's avatar dam1n19
Browse files

Changed Incdir syntax in filelists and started writing lint waivers

parent c62601bf
No related branches found
No related tags found
1 merge request!1Changed set_env flow to source script in soctools and breadcrumb left in...
*.vcd
*.vvp
simulate/sim/*
lint/*
.socinit
accelerator/html/*
wrapper/html/*
......
......@@ -16,7 +16,7 @@
+libext+.v+.vlib
// ============= NanoSoC Testbench search path =============
+incdir+$(SOCLABS_FPGA_LIB_TECH_DIR)/sram/verilog/
-incdir $(SOCLABS_FPGA_LIB_TECH_DIR)/sram/verilog/
// - Top-level testbench
$(SOCLABS_FPGA_LIB_TECH_DIR)/sram/verilog/sl_ahb_sram.v
\ No newline at end of file
......@@ -16,7 +16,7 @@
+libext+.v+.vlib
// ============= NanoSoC Testbench search path =============
+incdir+$(SOCLABS_NANOSOC_TECH_DIR)/verif/verilog/
-incdir $(SOCLABS_NANOSOC_TECH_DIR)/verif/verilog/
// - Top-level testbench
$(SOCLABS_NANOSOC_TECH_DIR)/verif/verilog/nanosoc_tb.v
......
Subproject commit d0ddcf03185befc43936756573f3bc4aa7d496b1
Subproject commit cb7b26aa5a553766cc90e513d146f6cfd7ac9142
Subproject commit e5b63d6e283f277a79947bcd4a616e4bf3ebadd9
Subproject commit ce9edaa78fac0d09ad9466e4bc159e999483fd12
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment