Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
V
VHDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Jack Driscoll
VHDL
Contributor analytics
Contributor analytics
main
Switch branch/tag
0 results
History
Commits to
main
Excluding merge commits. Limited to 6,000 commits.
Number of commits
0
2
4
6
8
10
Oct
Commits
Avg: 2.14 · Max: 9
Jack Driscoll
30 commits (jd12g21@soton.ac.uk)
Commits
0
2
4
6
8
9
Oct
Commits
Avg: 2.14 · Max: 9