Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
SoCDebug Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package Registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
SoCDebug Tech
Commits
9ef8d848da72e57f806b24eed5c2f6bbdce66668
Select Git revision
0 results
socdebug_tech
controller
verilog
socdebug_usrt_control.v
Author
Search by author
Any Author
authors
0 authors
Jan 20, 2025
block RX until RX-enable set
· 9ef8d848
dwf1m12
authored
3 months ago
9ef8d848
Oct 02, 2024
refactor socdebug for extio8x4 integration
· 05781fa3
dwf1m12
authored
7 months ago
05781fa3
Jul 10, 2023
fix floating RX stream ready output
· aa64ace1
dwf1m12
authored
1 year ago
aa64ace1
Jun 03, 2023
Restructured Debug Controller
· 5a418341
David Mapstone
authored
1 year ago
5a418341
Update Name to SoCDebug
· 33fb0d88
David Mapstone
authored
1 year ago
33fb0d88
Jun 02, 2023
Started Moving IP into Repo
· db6019d6
dam1n19
authored
1 year ago
db6019d6
Loading
dwf1m12 authored
dwf1m12 authored
dwf1m12 authored
