Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
SoCDebug Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package Registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
SoCDebug Tech
Repository
9ef8d848da72e57f806b24eed5c2f6bbdce66668
Select Git revision
Branches
2
main
default
protected
feat_extio
2 results
socdebug_tech
controller
verilog
socdebug_usrt_control.v
Find file
Blame
Permalink
3 months ago
9ef8d848
block RX until RX-enable set
· 9ef8d848
dwf1m12
authored
3 months ago
9ef8d848
History
block RX until RX-enable set
dwf1m12
authored
3 months ago