Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
SLCore-M0 Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
SLCore-M0 Tech
Commits
d739e768
Commit
d739e768
authored
2 years ago
by
dam1n19
Browse files
Options
Downloads
Patches
Plain Diff
Changed Incdir syntax in filelists
parent
3cfcbf34
No related branches found
No related tags found
No related merge requests found
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
flist/cortexm0_ip.flist
+6
-6
6 additions, 6 deletions
flist/cortexm0_ip.flist
with
6 additions
and
6 deletions
flist/cortexm0_ip.flist
+
6
−
6
View file @
d739e768
...
@@ -16,12 +16,12 @@
...
@@ -16,12 +16,12 @@
+libext+.v+.vlib
+libext+.v+.vlib
// ============= Accelerator Module search path =============
// ============= Accelerator Module search path =============
+
incdir
+
$(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/cortexm0/verilog
-
incdir
$(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/cortexm0/verilog
+
incdir
+
$(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/cortexm0_dap/verilog
-
incdir
$(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/cortexm0_dap/verilog
+
incdir
+
$(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/cortexm0_integration/verilog
-
incdir
$(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/cortexm0_integration/verilog
+
incdir
+
$(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/models/cells
-
incdir
$(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/models/cells
+
incdir
+
$(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/models/wrappers
-
incdir
$(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/models/wrappers
+
incdir
+
$(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/ualdis/verilog
-
incdir
$(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/ualdis/verilog
// Cortex-M0 Core IP
// Cortex-M0 Core IP
// -y $(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/cortexm0/verilog
// -y $(ARM_IP_LIBRARY_PATH)/latest/Cortex-M0/logical/cortexm0/verilog
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment