Skip to content
Snippets Groups Projects
Commit d07c6a95 authored by dam1n19's avatar dam1n19
Browse files

SOC1-167: testing verilog defines in tcl

parent 769ea9ba
No related branches found
No related tags found
No related merge requests found
......@@ -57,6 +57,8 @@ source scripts/rtl_source_soclabs_ip.tcl
#source scripts/rtl_source_fpga_ip.tcl
# soclabs modified mcu system
set_property verilog_define {NOEXP} [current_fileset]
set soc_vlog ../src
read_verilog $soc_vlog/nanosoc_ahb_busmatrix/verilog/nanosoc_ahb32_4x7_busmatrix/nanosoc_ahb32_4x7_busmatrix_default_slave.v
read_verilog $soc_vlog/nanosoc_ahb_busmatrix/verilog/nanosoc_ahb32_4x7_busmatrix/nanosoc_ahb32_4x7_busmatrix_lite.v
......
......@@ -841,6 +841,7 @@ localparam CORTEX_M0 = 1;
// Expansion Region "exp" instance
//----------------------------------------
`ifdef NOEXP
nanosoc_exp #(.ADDRWIDTH(29)
) u_nanosoc_exp (
.HCLK (HCLK),
......@@ -862,6 +863,7 @@ nanosoc_exp #(.ADDRWIDTH(29)
.ip_data_req (exp_ip_req),
.op_data_req (exp_op_req)
);
`endif
// soclabs_ahb_aes128_ctrl u_exp_aes128 (
// .ahb_hclk (HCLK),
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment