Skip to content
Snippets Groups Projects
Commit cf7bd80f authored by dam1n19's avatar dam1n19
Browse files

Added further comments to makefile

parent 6e5b8d3c
Branches
Tags
1 merge request!1changed imem to rom to allow initial program loading, updated bootloader code...
Hide whitespace changes
Inline Side-by-side
Showing
with 3 additions and 1 deletion
fpga/makefile
+ 3
− 1
View file @ cf7bd80f
...@@ -44,8 +44,10 @@ TCL_OUTPUT_FILELIST := $(TCL_FLIST_DIR)/gen_flist.tcl ...@@ -44,8 +44,10 @@ TCL_OUTPUT_FILELIST := $(TCL_FLIST_DIR)/gen_flist.tcl
# NanoSoC Tech Flow Dependencies # NanoSoC Tech Flow Dependencies
NANOSOC_FPGA_FLOW_DIR := $(SOCLABS_NANOSOC_TECH_DIR)/fpga NANOSOC_FPGA_FLOW_DIR := $(SOCLABS_NANOSOC_TECH_DIR)/fpga
# Directory to look for FPGA specific implementation files
TARGET_DIR ?= $(NANOSOC_FPGA_FLOW_DIR)/targets/$(BOARD_NAME) TARGET_DIR ?= $(NANOSOC_FPGA_FLOW_DIR)/targets/$(BOARD_NAME)
TARGET_TCL_DIR ?= $(NANOSOC_FPGA_FLOW_DIR)/targets/$(BOARD_NAME)/vivado_script/$(VIVIADO_VERSION) TARGET_TCL_DIR := $(TARGET_DIR)/vivado_script/$(VIVIADO_VERSION)
# NanoSoC Tech Socket Design Dependencies # NanoSoC Tech Socket Design Dependencies
RTL_SOCKET_DIR := $(SOCLABS_NANOSOC_TECH_DIR)/socket/xilinx_lib RTL_SOCKET_DIR := $(SOCLABS_NANOSOC_TECH_DIR)/socket/xilinx_lib
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment