-
- Downloads
Move ADP drivers to ci_tools
Showing
- fpga/ci_tools/ADP_test.py 0 additions, 0 deletionsfpga/ci_tools/ADP_test.py
- fpga/ci_tools/bootrom_test.py 0 additions, 0 deletionsfpga/ci_tools/bootrom_test.py
- fpga/ci_tools/drivers/ADP_UART_driver.py 0 additions, 0 deletionsfpga/ci_tools/drivers/ADP_UART_driver.py
- fpga/ci_tools/drivers/NanoSoC_Verification.py 0 additions, 0 deletionsfpga/ci_tools/drivers/NanoSoC_Verification.py
- fpga/ci_tools/romtable_test.py 0 additions, 0 deletionsfpga/ci_tools/romtable_test.py
- fpga/ci_tools/run_full_verification.py 19 additions, 0 deletionsfpga/ci_tools/run_full_verification.py
- system/fpga_imp/ip_repo/uart_to_AXI_master_1.0/bd/bd.tcl 0 additions, 86 deletionssystem/fpga_imp/ip_repo/uart_to_AXI_master_1.0/bd/bd.tcl
- system/fpga_imp/ip_repo/uart_to_AXI_master_1.0/component.xml 0 additions, 1707 deletionssystem/fpga_imp/ip_repo/uart_to_AXI_master_1.0/component.xml
- system/fpga_imp/ip_repo/uart_to_AXI_master_1.0/example_designs/bfm_design/design.tcl 0 additions, 94 deletions...t_to_AXI_master_1.0/example_designs/bfm_design/design.tcl
- system/fpga_imp/ip_repo/uart_to_AXI_master_1.0/example_designs/bfm_design/uart_to_AXI_master_v1_0_tb.sv 0 additions, 94 deletions.../example_designs/bfm_design/uart_to_AXI_master_v1_0_tb.sv
- system/fpga_imp/ip_repo/uart_to_AXI_master_1.0/example_designs/debug_hw_design/design.tcl 0 additions, 179 deletions...AXI_master_1.0/example_designs/debug_hw_design/design.tcl
- system/fpga_imp/ip_repo/uart_to_AXI_master_1.0/example_designs/debug_hw_design/uart_to_AXI_master_v1_0_hw_test.tcl 0 additions, 87 deletions...signs/debug_hw_design/uart_to_AXI_master_v1_0_hw_test.tcl
- system/fpga_imp/ip_repo/uart_to_AXI_master_1.0/hdl/uart_to_AXI_master_v1_0.v 0 additions, 125 deletions...repo/uart_to_AXI_master_1.0/hdl/uart_to_AXI_master_v1_0.v
- system/fpga_imp/ip_repo/uart_to_AXI_master_1.0/hdl/uart_to_AXI_master_v1_0_M00_AXI.v 0 additions, 907 deletions...t_to_AXI_master_1.0/hdl/uart_to_AXI_master_v1_0_M00_AXI.v
- system/fpga_imp/ip_repo/uart_to_AXI_master_1.0/src/dbg_bridge.v 0 additions, 623 deletions.../fpga_imp/ip_repo/uart_to_AXI_master_1.0/src/dbg_bridge.v
- system/fpga_imp/ip_repo/uart_to_AXI_master_1.0/src/dbg_bridge_fifo.v 0 additions, 118 deletions..._imp/ip_repo/uart_to_AXI_master_1.0/src/dbg_bridge_fifo.v
- system/fpga_imp/ip_repo/uart_to_AXI_master_1.0/src/dbg_bridge_uart.v 0 additions, 341 deletions..._imp/ip_repo/uart_to_AXI_master_1.0/src/dbg_bridge_uart.v
- system/fpga_imp/ip_repo/uart_to_AXI_master_1.0/xgui/uart_to_AXI_master_v1_0.tcl 0 additions, 190 deletions...o/uart_to_AXI_master_1.0/xgui/uart_to_AXI_master_v1_0.tcl
Loading
Please register or sign in to comment