Seperate flist for FPGA and behavioural (02f873a7) · Commits · SoCLabs / NanoSoC Tech · GitLab

Skip to content

GitLab

Explore

Sign in
Register

Primary navigation

Project

NanoSoC Tech
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Jira
- Terraform modules
- Incidents

Snippets Groups Projects

02f873a7

Commit 02f873a7 authored 6 months ago by Daniel Newbrook

Downloads
- Patches
- Plain Diff

Seperate flist for FPGA and behavioural

parent 50b6a18c

Loading

Changes 5

Hide whitespace changes

Inline Side-by-side

Showing

flist/nanosoc_FPGA.flist 39 additions, 0 deletions

flist/nanosoc_FPGA.flist
flows/makefile.fpga 1 addition, 1 deletion

flows/makefile.fpga
fpga/targets/pynq_z2/vivado_script/2021_1/nanosoc_design.tcl 9 additions, 9 deletions

fpga/targets/pynq_z2/vivado_script/2021_1/nanosoc_design.tcl
fpga/targets/pynq_zcu104/vivado_script/2021_1/nanosoc_design.tcl 9 additions, 9 deletions

...rgets/pynq_zcu104/vivado_script/2021_1/nanosoc_design.tcl
makefile 1 addition, 0 deletions

makefile

with 59 additions and 19 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment