Bootrom verilog generation and fpga flow updates
Showing
- flist/megasoc_tech_BEHAV.flist 1 addition, 0 deletionsflist/megasoc_tech_BEHAV.flist
- flist/megasoc_tech_FPGA.flist 3 additions, 2 deletionsflist/megasoc_tech_FPGA.flist
- logical/DRAM/behavioural/megasoc_dram_wrapper.v 84 additions, 0 deletionslogical/DRAM/behavioural/megasoc_dram_wrapper.v
- logical/DRAM/fpga/megasoc_dram_wrapper.v 84 additions, 0 deletionslogical/DRAM/fpga/megasoc_dram_wrapper.v
- logical/ROM/behavioural/ROM_wrapper.v 7 additions, 9 deletionslogical/ROM/behavioural/ROM_wrapper.v
- logical/ROM/fpga/ROM_wrapper.v 0 additions, 162 deletionslogical/ROM/fpga/ROM_wrapper.v
- logical/SRAM/fpga/SRAM_wrapper.v 0 additions, 0 deletionslogical/SRAM/fpga/SRAM_wrapper.v
- logical/megasoc_subsystems/megasoc_cpu_subsystem/megasoc_cpu_ss.v 4 additions, 4 deletions...megasoc_subsystems/megasoc_cpu_subsystem/megasoc_cpu_ss.v
- logical/sl_ahb_qspi 1 addition, 1 deletionlogical/sl_ahb_qspi
- logical/top_megasoc_tech/megasoc_tech_wrapper.v 46 additions, 46 deletionslogical/top_megasoc_tech/megasoc_tech_wrapper.v
- software/lib/common/Makefile.c_host 3 additions, 1 deletionsoftware/lib/common/Makefile.c_host
- software/src/bootloader/bootrom_gen.py 124 additions, 0 deletionssoftware/src/bootloader/bootrom_gen.py
Loading
Please register or sign in to comment