Update project for latest AAA PL230 DMA controller - simulation and FPGA implementation
Showing
- Cortex-M0/soclabs_demo/systems/cortex_m0_mcu/fpga_imp/scripts/build_mcu_fpga_ip.tcl 5 additions, 0 deletions...tems/cortex_m0_mcu/fpga_imp/scripts/build_mcu_fpga_ip.tcl
- Cortex-M0/soclabs_demo/systems/cortex_m0_mcu/fpga_imp/scripts/rtl_source_cmsdk.tcl 9 additions, 0 deletions...stems/cortex_m0_mcu/fpga_imp/scripts/rtl_source_cmsdk.tcl
- Cortex-M0/soclabs_demo/systems/cortex_m0_mcu/fpga_imp/scripts/rtl_source_dma230.tcl 8 additions, 0 deletions...tems/cortex_m0_mcu/fpga_imp/scripts/rtl_source_dma230.tcl
- Cortex-M0/soclabs_demo/systems/cortex_m0_mcu/v2html_doc.tgz 0 additions, 0 deletionsCortex-M0/soclabs_demo/systems/cortex_m0_mcu/v2html_doc.tgz
- Cortex-M0/soclabs_demo/systems/cortex_m0_mcu/verilog/cmsdk_mcu_chip_pads.v 2 additions, 0 deletions..._demo/systems/cortex_m0_mcu/verilog/cmsdk_mcu_chip_pads.v
- Cortex-M0/soclabs_demo/systems/cortex_m0_mcu/verilog/cmsdk_mcu_system.v 2 additions, 2 deletions...abs_demo/systems/cortex_m0_mcu/verilog/cmsdk_mcu_system.v
- Cortex-M0/soclabs_demo/systems/cortex_m0_mcu/verilog/tbench_M0.vc 7 additions, 8 deletions...0/soclabs_demo/systems/cortex_m0_mcu/verilog/tbench_M0.vc
- Cortex-M0/soclabs_demo/systems/cortex_m0_mcu/verilog/v2html_M0.vc 9 additions, 9 deletions...0/soclabs_demo/systems/cortex_m0_mcu/verilog/v2html_M0.vc
Loading
Please register or sign in to comment