Skip to content
Snippets Groups Projects
Commit f15e6cf2 authored by ks6n19's avatar ks6n19
Browse files

Update behavioural/arm_soc.sv

parent 032ed3c6
No related branches found
No related tags found
No related merge requests found
......@@ -8,8 +8,7 @@ module arm_soc(
input [15:0] Switches,
input [1:0] Buttons,
output [15:0] DataOut,
output logic [8:0] x1, x2, y1, y2,
output DataValid,
output LOCKUP
......@@ -18,6 +17,7 @@ module arm_soc(
timeunit 1ns;
timeprecision 100ps;
// Global & Master AHB Signals
wire [31:0] HADDR, HWDATA, HRDATA;
wire [1:0] HTRANS;
......@@ -94,8 +94,13 @@ timeprecision 100ps;
.HSEL(HSEL_DOUT),
.HRDATA(HRDATA_DOUT), .HREADYOUT(HREADYOUT_DOUT),
.DataOut(DataOut), .DataValid(DataValid)
.x1(x1), .x2(x2), .y1(y1), .y2(y2), .DataValid(DataValid)
);
// razzle
razzle raz_1(
.x1(x1), .x2(x2), .y1(y1), .y2(y2)
) ;
endmodule
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment