Add ADC behavioural model (a4a0fcf6) · Commits · SoCLabs / SoClabs AMS Tech · GitLab

Skip to content

GitLab

Explore

Sign in
Register

Primary navigation

Project

S

SoClabs AMS Tech
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Terraform modules
- Incidents

Snippets Groups Projects

a4a0fcf6

Commit a4a0fcf6 authored 10 months ago by Daniel Newbrook

Downloads
- Patches
- Plain Diff

Add ADC behavioural model

parent 18d16a70

No related branches found

No related tags found

No related merge requests found

Changes 6

Hide whitespace changes

Inline Side-by-side

Showing

SL_ADC_8bits/flist/sl_adc_8bits_ip.flist 2 additions, 0 deletions

SL_ADC_8bits/flist/sl_adc_8bits_ip.flist
SL_ADC_8bits/logical/soclabs_adc.v 146 additions, 0 deletions

SL_ADC_8bits/logical/soclabs_adc.v
SL_ADC_8bits/logical/soclabs_adc_8bits.vams 75 additions, 0 deletions

SL_ADC_8bits/logical/soclabs_adc_8bits.vams
SL_ADC_8bits/verif/makefile 8 additions, 0 deletions

SL_ADC_8bits/verif/makefile
SL_ADC_8bits/verif/soclabs_adc_tb.vams 24 additions, 0 deletions

SL_ADC_8bits/verif/soclabs_adc_tb.vams
vcsAD.init 1 addition, 0 deletions

vcsAD.init

with 256 additions and 0 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment