design: ATO2-24: Added last signal to FIFO and added lint to flow (dd4d87f0) · Commits · SoCLabs / SoCLabs SHA-2 Accelerator · GitLab

Skip to content

GitLab

Explore

Sign in
Register

Primary navigation

Project

SoCLabs SHA-2 Accelerator
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Jira
- Package Registry
- Model registry
- Environments
- Terraform modules
- Incidents
- Model experiments

Snippets Groups Projects

dd4d87f0

Commit dd4d87f0 authored 2 years ago by dam1n19

Downloads
- Patches
- Plain Diff

design: ATO2-24: Added last signal to FIFO and added lint to flow

parent d88e763e

No related branches found

No related tags found

Loading

Changes 5

Hide whitespace changes

Inline Side-by-side

Showing

flow/lint 14 additions, 0 deletions

flow/lint
flow/simulators/ivlog_sim.sh 0 additions, 0 deletions

flow/simulators/ivlog_sim.sh
flow/socsim 0 additions, 0 deletions

flow/socsim
hdl/src/primatives/vr_fifo.sv 11 additions, 6 deletions

hdl/src/primatives/vr_fifo.sv
sourceme 2 additions, 2 deletions

sourceme

with 27 additions and 8 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment