Skip to content
Snippets Groups Projects
Commit b7352b6e authored by dam1n19's avatar dam1n19
Browse files

Updated Simulation Script to match new testbench name

parent c0daddf6
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
flow/simulators/ivlog_sim.sh
+ 2
− 2
View file @ b7352b6e
......@@ -12,5 +12,5 @@
#!/usr/bin/env bash
mkdir -p $SHA_2_ACC_DIR/simulate/sim/
iverilog -I $SHA_2_ACC_DIR/hdl/verif/ -I $SHA_2_ACC_DIR/hdl/src/ -g2012 -o $SHA_2_ACC_DIR/simulate/sim/engine_sim.vvp $SHA_2_ACC_DIR/hdl/verif/tb_engine.sv
cd $SHA_2_ACC_DIR/simulate/sim/ && vvp engine_sim.vvp
\ No newline at end of file
iverilog -I $SHA_2_ACC_DIR/hdl/verif/ -I $SHA_2_ACC_DIR/hdl/src/ -g2012 -o $SHA_2_ACC_DIR/simulate/sim/message_build.vvp $SHA_2_ACC_DIR/hdl/verif/tb_message_build.sv
cd $SHA_2_ACC_DIR/simulate/sim/ && vvp message_build.vvp
\ No newline at end of file
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment