Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
SoCLabs SHA-2 Accelerator
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
SoCLabs SHA-2 Accelerator
Commits
9c53a6ed
Commit
9c53a6ed
authored
2 years ago
by
dam1n19
Browse files
Options
Downloads
Patches
Plain Diff
fixed word count bug
parent
a1c70858
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
hdl/src/message_build.sv
+4
-4
4 additions, 4 deletions
hdl/src/message_build.sv
with
4 additions
and
4 deletions
hdl/src/message_build.sv
+
4
−
4
View file @
9c53a6ed
...
...
@@ -29,7 +29,7 @@ module message_build (
logic
[
8
:
0
]
data_word_rem
,
next_data_word_rem
;
// Remainder number of bits after 512 division
logic
[
63
:
0
]
cfg_size_reg
,
next_cfg_size
;
logic
[
2
:
0
]
state
,
next_state
;
// State Machine State
logic
[
5
3
:
0
]
data_word_count
,
next_data_word_count
;
logic
[
5
4
:
0
]
data_word_count
,
next_data_word_count
;
logic
next_data_in_ready
,
next_cfg_ready
,
next_data_out_valid
,
next_data_out_last
;
logic
[
511
:
0
]
next_data_out
;
...
...
@@ -49,10 +49,10 @@ module message_build (
// Combine Last Data (after being masked) with end marker and size
assign
last_data_word
=
(
data_in
&
last_word_mask
)
|
end_marker
;
logic
[
5
3
:
0
]
word_extract
;
logic
[
5
4
:
0
]
word_extract
;
logic
[
8
:
0
]
rem_extract
;
assign
word_extract
=
cfg_size
[
63
:
10
];
assign
word_extract
=
cfg_size
[
63
:
9
];
assign
rem_extract
=
cfg_size
[
8
:
0
];
always_ff
@
(
posedge
clk
,
negedge
nrst
)
begin
...
...
@@ -65,7 +65,7 @@ module message_build (
data_out_valid
<=
1'b0
;
data_out_last
<=
1'b0
;
data_out
<=
512'd0
;
data_word_count
<=
5
4
'd0
;
data_word_count
<=
5
5
'd0
;
end
else
begin
state
<=
next_state
;
data_in_ready
<=
next_data_in_ready
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment