Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
SoCLabs SHA-2 Accelerator
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Package Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
SoCLabs SHA-2 Accelerator
Commits
2c75bbd3
Commit
2c75bbd3
authored
2 years ago
by
dam1n19
Browse files
Options
Downloads
Patches
Plain Diff
ATO2-24
Updated Hash RTL File name
parent
8786fabf
No related branches found
Branches containing commit
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
hdl/src/hash_compression.sv
+1
-1
1 addition, 1 deletion
hdl/src/hash_compression.sv
hdl/verif/tb_hash_compression.sv
+11
-11
11 additions, 11 deletions
hdl/verif/tb_hash_compression.sv
with
12 additions
and
12 deletions
hdl/src/hash_
process
.sv
→
hdl/src/hash_
compression
.sv
+
1
−
1
View file @
2c75bbd3
...
...
@@ -11,7 +11,7 @@
`include
"hashing_functions.sv"
module
hash_
process
(
module
hash_
compression
(
input
logic
clk
,
input
logic
nrst
,
input
logic
en
,
...
...
This diff is collapsed.
Click to expand it.
hdl/verif/tb_hash_
process
.sv
→
hdl/verif/tb_hash_
compression
.sv
+
11
−
11
View file @
2c75bbd3
...
...
@@ -9,9 +9,9 @@
// Copyright 2022, SoC Labs (www.soclabs.org)
//-----------------------------------------------------------------------------
`timescale
1
ns
/
1
ns
`include
"hash_
process
.sv"
`include
"hash_
compression
.sv"
module
tb_hash_
process
;
module
tb_hash_
compression
;
logic
clk
;
logic
nrst
;
...
...
@@ -34,7 +34,7 @@ module tb_hash_process;
logic
data_out_ready
;
logic
data_out_last
;
hash_
process
uut
(
hash_
compression
uut
(
.
clk
(
clk
),
.
nrst
(
nrst
),
.
data_in
(
data_in
),
...
...
@@ -150,19 +150,19 @@ module tb_hash_process;
logic
output_data_last
;
// Temporary Output Data Last
initial
begin
$
dumpfile
(
"hash_
process
.vcd"
);
$
dumpvars
(
0
,
tb_hash_
process
);
$
dumpfile
(
"hash_
compression
.vcd"
);
$
dumpvars
(
0
,
tb_hash_
compression
);
for
(
int
i
=
0
;
i
<
16
;
i
++
)
begin
$
dumpvars
(
0
,
tb_hash_
process
.
uut
.
M
[
i
]);
$
dumpvars
(
0
,
tb_hash_
compression
.
uut
.
M
[
i
]);
end
for
(
int
i
=
0
;
i
<
8
;
i
++
)
begin
$
dumpvars
(
0
,
tb_hash_
process
.
uut
.
H
[
i
]);
$
dumpvars
(
0
,
tb_hash_
process
.
uut
.
next_H
[
i
]);
$
dumpvars
(
0
,
tb_hash_
compression
.
uut
.
H
[
i
]);
$
dumpvars
(
0
,
tb_hash_
compression
.
uut
.
next_H
[
i
]);
end
for
(
int
i
=
0
;
i
<
64
;
i
++
)
begin
$
dumpvars
(
0
,
tb_hash_
process
.
uut
.
W
[
i
]);
$
dumpvars
(
0
,
tb_hash_
process
.
uut
.
next_W
[
i
]);
$
dumpvars
(
0
,
tb_hash_
process
.
uut
.
ssig1_next_W
[
i
]);
$
dumpvars
(
0
,
tb_hash_
compression
.
uut
.
W
[
i
]);
$
dumpvars
(
0
,
tb_hash_
compression
.
uut
.
next_W
[
i
]);
$
dumpvars
(
0
,
tb_hash_
compression
.
uut
.
ssig1_next_W
[
i
]);
end
data_in_drive_en
=
0
;
data_out_drive_ready
=
0
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment