Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
NanoSoC Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
NanoSoC Tech
Repository graph
Repository graph
You can move around the graph by using the arrow keys.
dev
Select Git revision
Branches
10
dev
feat_accel_decouple
feat_accel_hash_stream
feat_dma230_dataio
feat_dma350
feat_dmax4
feat_extio
feat_nanosoc_regions
feat_qspi_rom
main
default
protected
Tags
1
nanosoc-2023
11 results
Begin with the selected commit
Created with Raphaël 2.2.0
5
Jul
4
3
2
1
30
Jun
29
28
26
23
22
21
20
19
16
15
14
13
6
4
3
1
27
May
26
22
18
17
16
15
12
11
4
3
2
30
Apr
29
28
27
26
25
24
22
21
20
18
17
11
3
31
Mar
30
29
28
26
22
19
18
15
14
28
Feb
27
26
23
22
21
20
15
12
HTMLgen flow updates
update vendor name for uart ip
Reworked DMA subsystem to use Defines
IMEM preload define and updated copy_to directory for fpga flow
Updated Imem ROM flow
Changed Packet Socket Dependencies
Updated makeflow for defines genration
updated socdebug submodules
Started Refactoring ft1248 socket
Moved build_design script into soctools
Renamed FPGA Targets and variables
STarted to generalise build_design
Moved commands from tcl to makefile as seperate target
Compiles testcode and bootrom before running package_nanosoc
Further reworking of FPGA flow
Moved Vivado Socket into SoCDebug
Renamed xilinx_lib to vivado_lib
Added further comments to makefile
Copies log from run to target at end
Added recipies to top-level makefile to pass to fpga makefile
Cleaned FPGA Makeflow and commented
Continued fpga restructuring
Further Restructuring to FPGA flow
STarting Refactoring FPGA flow
Update CI/CD for new structure
Updated scripts for FPGA synthesis
Updated NanoSoC fielist generation
MPS3 fpga build wrapper
Update fpga tcl scripts
Added TCL generation makefile
Add recursiive read to flist tcl script
Add flist to tcl python script
ft1248_control code clean up and hal waivers
clean up adp_control with appropriate hal waivers
Updated pass/fail criteria
Fixed bug in regression flow
Fixed timeout of tests and moved failing tests to top of list
Created Drivers Directory with dma drivers
Added test back to software list otherwise will not be found
Fixed UART test warning with volatile
Loading