Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
NanoSoC Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
NanoSoC Tech
Commits
dcb8b180
Commit
dcb8b180
authored
5 months ago
by
dwf1m12
Browse files
Options
Downloads
Patches
Plain Diff
update boot-ROM startup code for 2024 nanosoc
parent
7ffe2daf
No related branches found
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
software/common/bootloader/bootloader.c
+6
-3
6 additions, 3 deletions
software/common/bootloader/bootloader.c
testcodes/bootloader/bootloader.hex
+131
-211
131 additions, 211 deletions
testcodes/bootloader/bootloader.hex
with
137 additions
and
214 deletions
software/common/bootloader/bootloader.c
+
6
−
3
View file @
dcb8b180
...
@@ -71,8 +71,8 @@ void UartStdOutInit(void)
...
@@ -71,8 +71,8 @@ void UartStdOutInit(void)
if
((
CMSDK_UART2
->
STATE
&
1
)
==
0
)
CMSDK_UART2
->
DATA
=
0x7e
;
// write 8'b01111110 / "~"
if
((
CMSDK_UART2
->
STATE
&
1
)
==
0
)
CMSDK_UART2
->
DATA
=
0x7e
;
// write 8'b01111110 / "~"
}
else
{
// EXTIO mode - Data on UART1
}
else
{
// EXTIO mode - Data on UART1
CMSDK_UART1
->
CTRL
=
0x00
;
//re-init
CMSDK_UART1
->
CTRL
=
0x00
;
//re-init
CMSDK_UART1
->
CTRL
=
UART_CTRL_TXRXEN
;
//RX+TX, EXTIO
//
CMSDK_UART1->CTRL = UART_CTRL_TXRXEN; //RX+TX, EXTIO
if
((
CMSDK_UART1
->
STATE
&
1
)
==
0
)
CMSDK_UART1
->
DATA
=
0x7e
;
// write 8'b01111110 / "~"
//
if ((CMSDK_UART1->STATE & 1)==0) CMSDK_UART1->DATA = 0x7e; // write 8'b01111110 / "~"
}
}
CMSDK_USRT2
->
CTRL
=
0x00
;
//re-init
CMSDK_USRT2
->
CTRL
=
0x00
;
//re-init
CMSDK_USRT2
->
CTRL
=
UART_CTRL_TXRXEN
;
//RX+TX, FT1248/EXTIO USRT
CMSDK_USRT2
->
CTRL
=
UART_CTRL_TXRXEN
;
//RX+TX, FT1248/EXTIO USRT
...
@@ -157,14 +157,16 @@ int main (void)
...
@@ -157,14 +157,16 @@ int main (void)
else
else
UartPuts
(
"EXTIO8x4CD"
);
UartPuts
(
"EXTIO8x4CD"
);
UartPuts
(
" 20241212
\n
"
);
UartPuts
(
" 20241212
\n
"
);
/*
NVIC_EnableIRQ(UARTRX1_IRQn);
NVIC_EnableIRQ(UARTRX1_IRQn);
NVIC_EnableIRQ(UARTTX1_IRQn);
NVIC_EnableIRQ(UARTTX1_IRQn);
CMSDK_UART1->CTRL = UART_CTRL_RXIRQEN; // Enable RX interrupt
CMSDK_UART1->CTRL = UART_CTRL_RXIRQEN; // Enable RX interrupt
*/
FlashLoader
();
FlashLoader
();
return
0
;
return
0
;
}
}
/*
void UARTRX1_Handler(void)
void UARTRX1_Handler(void)
{
{
uart1_char = CMSDK_UART1->DATA; // read and store the byte received
uart1_char = CMSDK_UART1->DATA; // read and store the byte received
...
@@ -180,3 +182,4 @@ void UARTTX1_Handler(void)
...
@@ -180,3 +182,4 @@ void UARTTX1_Handler(void)
CMSDK_UART1->CTRL = UART_CTRL_RXIRQEN; // Re-Enable RX interrupt
CMSDK_UART1->CTRL = UART_CTRL_RXIRQEN; // Re-Enable RX interrupt
return;
return;
}
}
*/
This diff is collapsed.
Click to expand it.
testcodes/bootloader/bootloader.hex
+
131
−
211
View file @
dcb8b180
...
@@ -2,16 +2,16 @@
...
@@ -2,16 +2,16 @@
04
04
00
00
30
30
15
C9
0
3
0
2
00
00
10
10
1
D
D
1
0
3
0
2
00
00
10
10
1F
D3
0
3
0
2
00
00
10
10
00
00
...
@@ -42,8 +42,8 @@
...
@@ -42,8 +42,8 @@
00
00
00
00
00
00
21
D5
0
3
0
2
00
00
10
10
00
00
...
@@ -54,140 +54,140 @@
...
@@ -54,140 +54,140 @@
00
00
00
00
00
00
23
D7
0
3
0
2
00
00
10
10
25
D9
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
53
DB
02
02
00
00
10
10
65
DB
02
02
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
27
DB
0
3
0
2
00
00
10
10
00
00
...
@@ -250,11 +250,11 @@ AB
...
@@ -250,11 +250,11 @@ AB
43
43
18
18
47
47
BC
70
02
02
00
00
00
00
DC
90
02
02
00
00
00
00
...
@@ -324,8 +324,8 @@ B5
...
@@ -324,8 +324,8 @@ B5
BD
BD
00
00
F0
F0
05
DF
F
9
F
8
11
11
46
46
FF
FF
...
@@ -334,12 +334,12 @@ F7
...
@@ -334,12 +334,12 @@ F7
FF
FF
00
00
F0
F0
60
59
F8
F8
00
00
F0
F0
1D
F7
F
9
F
8
03
03
B4
B4
FF
FF
...
@@ -350,8 +350,8 @@ FF
...
@@ -350,8 +350,8 @@ FF
BC
BC
00
00
F0
F0
23
FD
F
9
F
8
00
00
00
00
00
00
...
@@ -367,68 +367,56 @@ F9
...
@@ -367,68 +367,56 @@ F9
00
00
00
00
30
30
B4
4A
41
10
4C
20
68
68
7E
23
00
06
00
00
21
21
0
3
0
0
22
06
00
00
28
28
0
C
0
D
DA
DA
3
E
2
E
48
48
81
81
60
60
3
E
2
E
4
D
4
B
0
5
0
3
61
61
01
01
2
5
2
3
8
5
8
3
60
60
20
20
2
5
2
3
A5
93
61
61
4
4
4
2
68
68
E4
D2
07
07
0
8
0
4
D1
D1
03
7E
22
02
60
60
0
6
0
1
E0
E0
3
9
2
9
48
48
81
81
60
60
82
29
60
44
68
E4
07
00
D1
03
60
37
48
48
81
81
60
60
82
03
21
81
60
60
41
41
68
68
...
@@ -440,11 +428,9 @@ D1
...
@@ -440,11 +428,9 @@ D1
21
21
01
01
60
60
30
BC
70
70
47
47
3
2
2
4
49
49
4A
4A
68
68
...
@@ -482,7 +468,7 @@ D1
...
@@ -482,7 +468,7 @@ D1
BD
BD
10
10
B5
B5
29
1C
4C
4C
20
20
68
68
...
@@ -490,7 +476,7 @@ B5
...
@@ -490,7 +476,7 @@ B5
28
28
0B
0B
D0
D0
28
1B
A0
A0
FF
FF
F7
F7
...
@@ -510,11 +496,11 @@ F3
...
@@ -510,11 +496,11 @@ F3
8F
8F
FF
FF
F7
F7
B
1
B
8
FF
FF
10
10
BD
BD
26
19
A0
A0
FF
FF
F7
F7
...
@@ -532,15 +518,15 @@ E7
...
@@ -532,15 +518,15 @@ E7
B5
B5
FF
FF
F7
F7
AC
B3
FF
FF
24
17
A0
A0
FF
FF
F7
F7
D6
D6
FF
FF
16
08
48
48
00
00
68
68
...
@@ -548,7 +534,7 @@ FF
...
@@ -548,7 +534,7 @@ FF
06
06
03
03
D5
D5
2A
1C
A0
A0
FF
FF
F7
F7
...
@@ -556,80 +542,26 @@ CF
...
@@ -556,80 +542,26 @@ CF
FF
FF
02
02
E0
E0
2B
1D
A0
A0
FF
FF
F7
F7
CB
CB
FF
FF
2C
1F
A0
A0
FF
FF
F7
F7
C8
C8
FF
FF
2E
48
04
21
01
60
08
21
01
60
0F
49
0B
20
88
60
FF
FF
F7
F7
CA
D2
FF
FF
00
00
20
20
10
10
BD
BD
0C
48
01
68
28
4A
11
60
02
21
C1
60
07
21
81
60
70
47
24
48
01
68
06
48
01
60
01
21
C1
60
0B
21
81
60
70
47
00
00
00
00
10
10
01
01
...
@@ -754,14 +686,6 @@ F0
...
@@ -754,14 +686,6 @@ F0
0A
0A
00
00
00
00
00
E1
00
E0
00
00
00
30
04
04
49
49
03
03
...
@@ -782,7 +706,7 @@ E0
...
@@ -782,7 +706,7 @@ E0
1C
1C
4E
4E
0E
0E
0
4
0
0
00
00
00
00
30
30
...
@@ -818,8 +742,8 @@ E7
...
@@ -818,8 +742,8 @@ E7
47
47
00
00
00
00
05
B9
0
3
0
2
00
00
10
10
C1
C1
...
@@ -922,15 +846,15 @@ C0
...
@@ -922,15 +846,15 @@ C0
46
46
FF
FF
F7
F7
DC
02
F
E
F
F
10
10
BD
BD
00
00
48
48
70
70
47
47
0
8
0
4
00
00
00
00
30
30
...
@@ -950,7 +874,7 @@ E7
...
@@ -950,7 +874,7 @@ E7
47
47
00
00
00
00
D
8
8
C
03
03
00
00
10
10
...
@@ -958,7 +882,7 @@ D8
...
@@ -958,7 +882,7 @@ D8
00
00
00
00
30
30
0
8
0
4
00
00
00
00
00
00
...
@@ -966,15 +890,15 @@ D8
...
@@ -966,15 +890,15 @@ D8
01
01
00
00
10
10
E
0
9
0
03
03
00
00
10
10
0
8
0
4
00
00
00
00
30
30
6
0
6
4
04
04
00
00
00
00
...
@@ -983,10 +907,6 @@ E0
...
@@ -983,10 +907,6 @@ E0
00
00
10
10
00
00
00
00
00
00
1C
1C
4E
4E
0E
0E
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment