Skip to content
Snippets Groups Projects
Commit d60d0d31 authored by dam1n19's avatar dam1n19
Browse files

Updated ROM Remap logic

parent 92bc2c00
No related branches found
No related tags found
1 merge request!1changed imem to rom to allow initial program loading, updated bootloader code...
...@@ -73,7 +73,7 @@ module nanosoc_interconnect #( ...@@ -73,7 +73,7 @@ module nanosoc_interconnect #(
//-------------------------------- //--------------------------------
// CPU_0 // CPU_0
//-------------------------------- //--------------------------------
// AHB - Connectivity // Connectivity -AHB
wire [31:0] HADDR_CPU_0; wire [31:0] HADDR_CPU_0;
wire [1:0] HTRANS_CPU_0; wire [1:0] HTRANS_CPU_0;
wire HWRITE_CPU_0; wire HWRITE_CPU_0;
...@@ -161,8 +161,8 @@ module nanosoc_interconnect #( ...@@ -161,8 +161,8 @@ module nanosoc_interconnect #(
.HCLK (HCLK), .HCLK (HCLK),
.HRESETn (HRESETn), .HRESETn (HRESETn),
// System Address Remap COntrol // System Address Remap COotrol
.REMAP (REMAP), .REMAP ({3'b0, !ROM_REMAP}),
// Manager Input Signals for SoCDebug Controller - Instantiated at Chip Level // Manager Input Signals for SoCDebug Controller - Instantiated at Chip Level
.HADDR_SOCDEBUG (HADDR32_SOCDEBUG_o), .HADDR_SOCDEBUG (HADDR32_SOCDEBUG_o),
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment