Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
NanoSoC Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package Registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
NanoSoC Tech
Commits
b79e309f
Commit
b79e309f
authored
1 year ago
by
dam1n19
Browse files
Options
Downloads
Patches
Plain Diff
Added recipies to top-level makefile to pass to fpga makefile
parent
32cde988
No related branches found
No related tags found
1 merge request
!1
changed imem to rom to allow initial program loading, updated bootloader code...
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
makefile
+12
-0
12 additions, 0 deletions
makefile
with
12 additions
and
0 deletions
makefile
+
12
−
0
View file @
b79e309f
...
...
@@ -529,6 +529,18 @@ clean_code:
verify
:
@
python3
$(
SOCLABS_SOCTOOLS_FLOW_DIR
)
/tools/adp_verify.py
# ------- FPGA ------------
# Call Make recipies in fpga directory
build_fpga
:
$(
MAKE
)
-C
$(
SOCLABS_NANOSOC_TECH_DIR
)
/fpga build_fpga
$@
clean_fpga
:
$(
MAKE
)
-C
$(
SOCLABS_NANOSOC_TECH_DIR
)
/fpga clean_fpga
$@
clean_fpga_all
:
$(
MAKE
)
-C
$(
SOCLABS_NANOSOC_TECH_DIR
)
/fpga clean_fpga_all
$@
# ------- clean -----------
# Remove RTL compile files, log files, software compile files
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment