update FPGA targets for extio comms (b175fc04) · Commits · SoCLabs / NanoSoC Tech · GitLab

Skip to content

GitLab

Explore

Sign in
Register

Primary navigation

Project

NanoSoC Tech
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Jira
- Terraform modules
- Incidents

Snippets Groups Projects

b175fc04

Commit b175fc04 authored 6 months ago by dwf1m12

Downloads
- Patches
- Plain Diff

update FPGA targets for extio comms

parent acef4af8

No related branches found

No related tags found

Loading

Changes 4

Expand all Hide whitespace changes

Inline Side-by-side

Showing

fpga/targets/pynq_kr260/vivado_script/2021_1/nanosoc_design.tcl 1041 additions, 239 deletions

...argets/pynq_kr260/vivado_script/2021_1/nanosoc_design.tcl
fpga/targets/pynq_kv260/fpga_pinmap.xdc 34 additions, 285 deletions

fpga/targets/pynq_kv260/fpga_pinmap.xdc
fpga/targets/pynq_kv260/vivado_script/2021_1/nanosoc_design.tcl 1033 additions, 239 deletions

...argets/pynq_kv260/vivado_script/2021_1/nanosoc_design.tcl
fpga/targets/pynq_z2/vivado_script/2021_1/nanosoc_design.tcl 103 additions, 240 deletions

fpga/targets/pynq_z2/vivado_script/2021_1/nanosoc_design.tcl

with 2211 additions and 1003 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment