Skip to content
Snippets Groups Projects
Commit 3e85a061 authored by dam1n19's avatar dam1n19
Browse files

Linted Interconnect Subsystem

parent a1a0961a
No related branches found
No related tags found
1 merge request!1changed imem to rom to allow initial program loading, updated bootloader code...
...@@ -43,14 +43,23 @@ lint_checking designunit = nanosoc_ss_cpu ...@@ -43,14 +43,23 @@ lint_checking designunit = nanosoc_ss_cpu
lint_checking designunit = nanosoc_ss_dma lint_checking designunit = nanosoc_ss_dma
{ {
// Not Top-level in design_info // Not Top-level in design_info
ATLGLC off;
TPOUNR off; TPOUNR off;
// DMAC 1 Currently tied off // DMAC 1 Currently tied off
ATLGLC off;
TIELOG {"DMAC_1"} off; TIELOG {"DMAC_1"} off;
USEPRT {"DMAC_1"} off; USEPRT {"DMAC_1"} off;
} }
lint_checking designunit = nanosoc_ss_interconnect
{
// Not Top-level in design_info
TPOUNR off;
// System Width Parameters Unused (Interconenct generated from Arm Script)
USEPAR {"SYS_ADDR_W|SYS_DATA_W"} off;
}
lint_checking designunit = nanosoc_region_bootrom_0 lint_checking designunit = nanosoc_region_bootrom_0
{ {
// Some Bits of AHB Signals not Used // Some Bits of AHB Signals not Used
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment