Skip to content
Snippets Groups Projects
Commit 2f206853 authored by dwf1m12's avatar dwf1m12
Browse files

fix up QuickStart extio flist

parent adbd2d2b
No related branches found
No related tags found
No related merge requests found
...@@ -18,6 +18,9 @@ ...@@ -18,6 +18,9 @@
// ============= NanoSoC IP search path ============= // ============= NanoSoC IP search path =============
// NanoSoC Chip Pads Level // NanoSoC Chip Pads Level
$(SOCLABS_NANOSOC_TECH_DIR)/nanosoc/nanosoc_chip/pads/glib/verilog/nanosoc_chip_pads.v $(SOCLABS_NANOSOC_TECH_DIR)/nanosoc/nanosoc_chip/pads/glib/verilog/nanosoc_chip_pads.v
$(SOCLABS_NANOSOC_TECH_DIR)/extio8x4-axis/rtl/extio8x4_axis_initiator.v
$(SOCLABS_NANOSOC_TECH_DIR)/extio8x4-axis/rtl/extio8x4_ifsm.v
$(SOCLABS_NANOSOC_TECH_DIR)/extio8x4-axis/rtl/extio8x4_sync.v
// Include NanoSoC IP // Include NanoSoC IP
-f $(SOCLABS_NANOSOC_TECH_DIR)/flist/nanosoc_ip.flist -f $(SOCLABS_NANOSOC_TECH_DIR)/flist/nanosoc_ip.flist
...@@ -29,4 +32,4 @@ $(SOCLABS_NANOSOC_TECH_DIR)/nanosoc/nanosoc_chip/pads/glib/verilog/nanosoc_chip_ ...@@ -29,4 +32,4 @@ $(SOCLABS_NANOSOC_TECH_DIR)/nanosoc/nanosoc_chip/pads/glib/verilog/nanosoc_chip_
-f $(SOCLABS_SLCOREM0_TECH_DIR)/flist/slcorem0_qs.flist -f $(SOCLABS_SLCOREM0_TECH_DIR)/flist/slcorem0_qs.flist
// Debug IP // Debug IP
-f $(SOCLABS_SOCDEBUG_TECH_DIR)/flist/socdebug.flist -f $(SOCLABS_SOCDEBUG_TECH_DIR)/flist/socdebug.flist
\ No newline at end of file
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment