Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
NanoSoC Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
NanoSoC Tech
Repository
Something went wrong on our end
5146160b55d957dc568d894be395848c59b6f839
Select Git revision
Selected
5146160b55d957dc568d894be395848c59b6f839
Branches
10
main
default
protected
feat_dma230_dataio
feat_qspi_rom
feat_extio
feat_dmax4
feat_dma350
feat_nanosoc_regions
feat_accel_decouple
dev
feat_accel_hash_stream
Tags
1
nanosoc-2023
12 results
Show more breadcrumbs
nanosoc_tech
systems
mcu
aes
verilog
soclabs_ahb_aes128_ctrl.v
soclabs_ahb_aes128_ctrl.v
Find file
Blame
Edit
Open in Web IDE
.
Quickly and easily edit multiple files in your project.
Edit single file
Edit this file only.
File actions
Find file
t
Blame
Copy permalink
y
Copy contents
Open raw
Download
2 years ago
5146160b
SOC1-167
: WIP: Restructured verilog file to seperate rtl into groups
· 5146160b
dam1n19
authored
2 years ago
5146160b
History
SOC1-167
: WIP: Restructured verilog file to seperate rtl into groups
dam1n19
authored
2 years ago
README.md
877 B
Code
Preview
