Skip to content
Snippets Groups Projects

Compare revisions

Changes are shown as if the source revision was being merged into the target revision. Learn more about comparing revisions.

Source

Select target project
No results found
Select Git revision
  • main
1 result

Target

Select target project
  • soclabs/fpga_lib_tech
1 result
Select Git revision
  • main
1 result
Show changes
Commits on Source (1)
......@@ -12,7 +12,6 @@
module sl_ahb_sram #(
// System Parameters
parameter SYS_ADDR_W = 32, // System Address Width
parameter SYS_DATA_W = 32, // System Data Width
parameter RAM_ADDR_W = 14, // Size of SRAM
parameter RAM_DATA_W = 32, // Data Width of RAM
......@@ -29,7 +28,7 @@ module sl_ahb_sram #(
input wire [2:0] HSIZE, // AHB hsize
input wire HWRITE, // AHB hwrite
input wire [RAM_ADDR_W-1:0] HADDR, // AHB address bus
input wire [31:0] HWDATA, // AHB write data bus
input wire [SYS_DATA_W-1:0] HWDATA, // AHB write data bus
output wire HREADYOUT, // AHB ready output to S->M mux
output wire HRESP, // AHB response
output wire [SYS_DATA_W-1:0] HRDATA // AHB read data bus
......