Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
Accelerator Project
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Contributor analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
Accelerator Project
Graph
6362cf26a75ab4b7a3ff2925db9597d252906cac
Select Git revision
Branches
3
QSPI-map
feat_dmax4
main
default
protected
Tags
1
nanosoc_accel-2023
4 results
You can move around the graph by using the arrow keys.
Begin with the selected commit
Created with Raphaël 2.2.0
4
Apr
7
Mar
4
Feb
28
Jan
21
16
Dec
15
7
Nov
29
Oct
8
7
4
3
2
12
Sep
17
Jul
3
15
Jun
22
May
21
16
Jan
15
11
10
8
7
12
Dec
6
5
4
23
Nov
21
6
25
Oct
13
12
4
3
2
30
Sep
29
28
27
21
29
Aug
24
21
14
19
Jul
12
11
10
6
5
4
3
2
1
30
Jun
29
28
23
22
26
May
22
17
16
15
10
9
4
3
29
Apr
28
27
26
12
11
6
5
3
28
Mar
24
22
21
20
16
15
28
Feb
27
22
21
17
16
13
3
1
31
Jan
27
17
16
11
10
9
6
5
4
8
Dec
7
15
Feb
Add TSMC 16nm initial flow
main
main
Integrate AHB XiP QSPI into nanosoc branch
QSPI-map
QSPI-map
update to latest nanosoc extio interface
update project with nanosoc extio synthesis fix
upgrade to use nanosoc with extio8x4 with enhanced arbitration
updated nanosoc QuickStart testbench to address QS regression failure
update to latest nanosoc tests to fix interrupt_demo test failure
upgrade project to new nanosoc dataio channel extension
Update docs for EXP sram preload
Add memory preload for EXP srams in simulation
subrepo update
update vivado pinmap pullups across zynq platforms
nanosoc_accel-2…
nanosoc_accel-2023
update vivado nanosoc_design scripts for 2024_1 (and 2021_1) versions
Seperate FPGA and behavioural flist
support FPGA targets other than zynqplus
update FPGA targets for extio comms
update and simplify zcu104 extio validation to 40MHz
update the FPGA top level for extio controller
update the FPGA IP components for extio controller
zcu104 target extio testbench
fix up QuickStart testbench for extio validation
fix up QuickStart extio flist
fix up QuickStart tb fileist
exclude uart tests while getting extio validated
exclude uart tests while getting extio validated
merge extio8x4 interface and testbenches
update zcu104 fpga target pre extio integration
Update .gitmodules
Initial update for 65nm and 28nm flows and addition of Synopsys SLM
Update .gitmodules
Update projbranch
feat_dmax4
feat_dmax4
Update .gitmodules
feat_dmax4 branch support for DMA0 + DMA1/2/3 busmatrix
Move nanosoc.config to top level project
Update nanosoc configuration method
Update regression_nanosoc.sh
Add support for ADP program load in simulation
Add Fast loader to nanosoc testbench
Update README.md
remove ASIC_TEST_PORTS dependence at chip level
Loading