Skip to content
Snippets Groups Projects
Commit 5a0d562b authored by Daniel Newbrook's avatar Daniel Newbrook
Browse files

Remove secworks from repository

parent 69c7eb86
No related branches found
No related tags found
No related merge requests found
Pipeline #10415 passed
...@@ -22,9 +22,6 @@ ...@@ -22,9 +22,6 @@
path = rtl_primitives_tech path = rtl_primitives_tech
url = https://git.soton.ac.uk/soclabs/rtl_primitives_tech.git url = https://git.soton.ac.uk/soclabs/rtl_primitives_tech.git
branch = main branch = main
[submodule "secworks-aes"]
path = secworks-aes
url = https://github.com/secworks/aes.git
[submodule "asic_lib_tech"] [submodule "asic_lib_tech"]
path = asic_lib_tech path = asic_lib_tech
url = https://git.soton.ac.uk/soclabs/asic_library_tech url = https://git.soton.ac.uk/soclabs/asic_library_tech
......
...@@ -17,7 +17,7 @@ ...@@ -17,7 +17,7 @@
+incdir+$(ACCELERATOR_DIR)/src/rtl +incdir+$(ACCELERATOR_DIR)/src/rtl
// ! Point this to your Wrapper RTL // ! Point this to your Wrapper RTL
$(SOCLABS_PROJECT_DIR)/wrapper/src/soclabs_ahb_aes128_ctrl.v //$(SOCLABS_PROJECT_DIR)/wrapper/src/soclabs_ahb_aes128_ctrl.v
// ! Point this to your Subsystem RTL // ! Point this to your Subsystem RTL
$(SOCLABS_PROJECT_DIR)/system/src/accelerator_subsystem.v $(SOCLABS_PROJECT_DIR)/system/src/accelerator_subsystem.v
...@@ -11,7 +11,6 @@ ...@@ -11,7 +11,6 @@
# Each Repo needs to have its branch set manually in here - they will defaultly be checked out to main # Each Repo needs to have its branch set manually in here - they will defaultly be checked out to main
# Project Repository Subrepository Branch Index # Project Repository Subrepository Branch Index
# Add your Accelerator Repository here # Add your Accelerator Repository here
secworks-aes: master
nanosoc_tech: main nanosoc_tech: main
accelerator_wrapper_tech: main accelerator_wrapper_tech: main
......
Subproject commit b9a3f1965b4e0568f0ca9b2d575ce6ea6fec2f36
...@@ -70,32 +70,9 @@ module accelerator_subsystem #( ...@@ -70,32 +70,9 @@ module accelerator_subsystem #(
output wire [IRQ_NUM-1:0] EXP_IRQ output wire [IRQ_NUM-1:0] EXP_IRQ
); );
//-------------------------------------- //-------------------------------------------
// AES Accelerator Wrapper // Instantiate your accelerator/wrapper here
//-------------------------------------- //-------------------------------------------
soclabs_ahb_aes128_ctrl u_exp_aes128 (
.ahb_hclk (HCLK),
.ahb_hresetn (HRESETn),
.ahb_hsel (HSEL),
.ahb_haddr16 (HADDR[ACC_ADDR_W-1:0]),
.ahb_htrans (HTRANS),
.ahb_hwrite (HWRITE),
.ahb_hsize (HSIZE),
.ahb_hprot (HPROT),
.ahb_hwdata (HWDATA),
.ahb_hready (HREADY),
.ahb_hrdata (HRDATA),
.ahb_hreadyout (HREADYOUT),
.ahb_hresp (HRESP),
.drq_ipdma128 (EXP_DRQ[0]),
.dlast_ipdma128 (EXP_DLAST[0]),
.drq_opdma128 (EXP_DRQ[1]),
.dlast_opdma128 (EXP_DLAST[1]),
.irq_key128 (EXP_IRQ[0]),
.irq_ip128 (EXP_IRQ[1]),
.irq_op128 (EXP_IRQ[2]),
.irq_error (EXP_IRQ[3]),
.irq_merged ( )
);
endmodule endmodule
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment