Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
Accelerator Project
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Contributor analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
Accelerator Project
Commits
Commit
4740a374
authored
1 year ago
by
dwf1m12
Browse files
Options
Downloads
Patches
Plain Diff
add -v argument support for verilog .vc file lists
parent
6d3ad73f
Branches
Branches containing commit
Tags
Tags containing commit
No related merge requests found
Pipeline
#10382
failed
1 year ago
Stage: compile
Stage: simulate
Stage: simulate_qs
Stage: build
Stage: deploy
Changes
1
Pipelines
1
Status
Pipeline
Created by
Stages
Actions
Failed
00:16:30
1 year ago
add -v argument support for verilog .vc file lists
#10382
main
4740a374
branch
Stage: compile
Stage: simulate
Stage: simulate_qs
Stage: build
Stage: deploy
Download artifacts
Download artifacts
No artifacts found
