Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
Accelerator Project -SecWorks AES128
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
This is an archived project. Repository and other project resources are read-only.
Show more breadcrumbs
SoCLabs
Accelerator Project -SecWorks AES128
Commits
78ee6130
Commit
78ee6130
authored
2 years ago
by
David Mapstone
Browse files
Options
Downloads
Patches
Plain Diff
SOC1-141
: Updated Address decode logic to be more generalised
parent
2d7484b2
No related branches found
No related tags found
No related merge requests found
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
wrapper/src/wrapper_sha256_hashing_stream.sv
+8
-5
8 additions, 5 deletions
wrapper/src/wrapper_sha256_hashing_stream.sv
with
8 additions
and
5 deletions
wrapper/src/wrapper_sha256_hashing_stream.sv
+
8
−
5
View file @
78ee6130
...
...
@@ -44,10 +44,13 @@ module wrapper_sha256_hashing_stream #(
//----------------------------------------------------------
// Input Port Parameters
localparam
[
ADDRWIDTH
-
1
:
0
]
INPORTADDR
=
'h000
;
localparam
INPORTADDRWIDTH
=
ADDRWIDTH
-
1
;
// Output Port Parameters
localparam
[
ADDRWIDTH
-
1
:
0
]
OUTPORTADDR
=
'h800
;
localparam
OUTPORTADDRWIDTH
=
ADDRWIDTH
-
1
;
localparam
OUTPACKETBYTEWIDTH
=
$
clog2
(
OUTPACKETWIDTH
/
8
);
// Number of Bytes in Packet
localparam
OUTPACKETSPACEWIDTH
=
OUTPORTADDRWIDTH
-
OUTPACKETBYTEWIDTH
;
// Number of Bits to represent all Packets in Address Space
...
...
@@ -74,8 +77,8 @@ module wrapper_sha256_hashing_stream #(
logic
[
31
:
0
]
hrdata2
;
// Internal AHB Address Assignment
assign
hsel0
=
(
~
HADDRS
[
ADDRWIDTH
-
1
]
)
?
1'b1
:
1'b0
;
// Input Port Select
assign
hsel1
=
(
HADDRS
[
ADDRWIDTH
-
1
])
?
1'b1
:
1'b0
;
// Output Port Select
assign
hsel0
=
(
(
HADDRS
<
OUTPORTADDR
)
&&
(
HADDRS
>=
INPORTADDR
)
)
?
1'b1
:
1'b0
;
// Input Port Select
assign
hsel1
=
(
HADDRS
>=
OUTPORTADDR
)
?
1'b1
:
1'b0
;
// Output Port Select
assign
hsel2
=
(
hsel0
|
hsel1
)
?
1'b0
:
1'b1
;
// Default Target Select
// AHB Target Multiplexer
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment