Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
Accelerator Project -SecWorks AES128
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
This is an archived project. Repository and other project resources are read-only.
Show more breadcrumbs
SoCLabs
Accelerator Project -SecWorks AES128
Commits
31702a92
Commit
31702a92
authored
2 years ago
by
dam1n19
Browse files
Options
Downloads
Patches
Plain Diff
ATO2-24: Fixed Lint warnings in FIFO
parent
cd2f0025
No related branches found
No related tags found
No related merge requests found
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
hdl/src/fifo_vr.sv
+4
-4
4 additions, 4 deletions
hdl/src/fifo_vr.sv
with
4 additions
and
4 deletions
hdl/src/fifo_vr.sv
+
4
−
4
View file @
31702a92
...
...
@@ -79,7 +79,7 @@ module fifo_vr #(
// Successful Handshake store data in FIFO and increment Write Pointer
fifo
[
write_ptr
[
PTR_W
-
2
:
0
]]
<=
{
data_in
,
data_in_last
}
;
write_ptr
<=
write_ptr
+
1
;
if
((
ptr_dif
+
(
1
-
data_out_shake
))
<
DEPTH
)
begin
if
((
ptr_dif
+
{
2'b0
,(
1'b
1
-
data_out_shake
)
}
)
<
DEPTH
)
begin
// Still space in FIFO after latest write
// If theres a successful read on this clock cycle,
// there will be an additional space in the FIFO next clock cycle
...
...
@@ -96,7 +96,7 @@ module fifo_vr #(
data_in_ready
<=
1'b1
;
end
end
else
begin
if
((
ptr_dif
-
data_out_shake
)
<
DEPTH
)
begin
if
((
ptr_dif
-
{
2'b0
,
data_out_shake
}
)
<
DEPTH
)
begin
// If there is a successful read this clock cycle,
// there will be space for another piece of data in the FIFO
// (number of pieces of data in FIFO will have decremented by 1)
...
...
@@ -113,7 +113,7 @@ module fifo_vr #(
if
(
data_out_shake
)
begin
// Successful Handshake Increment Read Pointer
read_ptr
<=
read_ptr
+
1
;
if
(((
ptr_dif
-
1
)
+
(
data_in_shake
-
1
)
)
<
DEPTH
)
begin
if
(((
ptr_dif
-
1
)
+
{
2'b0
,
(
data_in_shake
-
1
'b1
)
}
)
<
DEPTH
)
begin
// Still Data in FIFO after latest Read
// If there is a successful write this clock cycle,
// there will be one more piece of data in the FIFO
...
...
@@ -130,7 +130,7 @@ module fifo_vr #(
data_out_valid
<=
1'b1
;
end
end
else
begin
if
(((
ptr_dif
-
1
)
+
data_in_shake
)
<
DEPTH
)
begin
if
(((
ptr_dif
-
1
)
+
{
2'b0
,
data_in_shake
}
)
<
DEPTH
)
begin
// If there is a successful write this clock cycle,
// there will be one more piece of data in the FIFO
// (number of pieces of data in FIFO will have incremented by 1)
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment