Explore projects

SoC Labs developed Hostio controller (implemented in the SoC) and target (implemented in testbench, FPGA, RPi Pico dev board). This supports 4x byte-wide AXI-stream virtual channels over a 7-pin off-chip interface for nanosoc reference design

Repository for setting up and managing AICE2011 Turtlebot3 simulation environments