Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
M
MSP430FR5994 BOOSTXL-CC1120-90 Library
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Model registry
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Energy-Driven Computing
MSP430FR5994 BOOSTXL-CC1120-90 Library
Commits
d71fb23a
Commit
d71fb23a
authored
6 years ago
by
Edward Longman
Browse files
Options
Downloads
Patches
Plain Diff
Change Synonyms to better represent their contents for the fr59xx
parent
5e1ecad2
No related branches found
No related tags found
No related merge requests found
Changes
2
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
source/lib/radio_drv/hal_spi_rf_exp430fr5994.h
+3
-3
3 additions, 3 deletions
source/lib/radio_drv/hal_spi_rf_exp430fr5994.h
source/test/min2.c
+2
-2
2 additions, 2 deletions
source/test/min2.c
with
5 additions
and
5 deletions
source/lib/radio_drv/hal_spi_rf_exp430fr5994.h
+
3
−
3
View file @
d71fb23a
...
...
@@ -67,7 +67,7 @@ extern "C" {
*/
/* Transceiver SPI signal */
#define RF_PORT_SEL P5SEL0
#define RF_PORT_SEL
0
P5SEL0
#define RF_PORT_OUT P5OUT
#define RF_PORT_DIR P5DIR
#define RF_PORT_IN P5IN
...
...
@@ -78,13 +78,13 @@ extern "C" {
#define RF_SCLK_PIN BIT2
/* Transceiver chip select signal */
#define RF_CS_N_PORT_SEL
P4SEL0
#define RF_CS_N_PORT_SEL
0
P4SEL0
#define RF_CS_N_PORT_DIR P4DIR
#define RF_CS_N_PORT_OUT P4OUT
#define RF_CS_N_PIN BIT4
/* Transciever optional reset signal */
#define RF_RESET_N_PORT_SEL
P8SEL0
#define RF_RESET_N_PORT_SEL
0
P8SEL0
#define RF_RESET_N_PORT_DIR P8DIR
#define RF_RESET_N_PORT_OUT P8OUT
#define RF_RESET_N_PIN BIT3
...
...
This diff is collapsed.
Click to expand it.
source/test/min2.c
+
2
−
2
View file @
d71fb23a
...
...
@@ -92,7 +92,7 @@ void main (void)
UCB1BRW
=
4
;
// select bit RF_MISO_PIN, RF_MOSI_PIN, RF_SCLK as peripheral
RF_PORT_SEL
|=
RF_MISO_PIN
+
RF_MOSI_PIN
+
RF_SCLK_PIN
;
RF_PORT_SEL
0
|=
RF_MISO_PIN
+
RF_MOSI_PIN
+
RF_SCLK_PIN
;
// and set the correct direction on the port
RF_PORT_DIR
|=
RF_MOSI_PIN
+
RF_SCLK_PIN
;
...
...
@@ -101,7 +101,7 @@ void main (void)
RF_PORT_DIR
&=
~
(
RF_MISO_PIN
);
// select chip select bit RF_CS_N_PORT_SEL as a port
RF_CS_N_PORT_SEL
&=
~
RF_CS_N_PIN
;
RF_CS_N_PORT_SEL
0
&=
~
RF_CS_N_PIN
;
RF_CS_N_PORT_DIR
|=
RF_CS_N_PIN
;
RF_CS_N_PORT_OUT
|=
RF_CS_N_PIN
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment