Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
S
soclabs-cortexm0-mcu
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package Registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
dwf1m12
soclabs-cortexm0-mcu
Commits
c778f75abd64ed6574971dc8c319ee9d71b8d91a
Select Git revision
Branches
2
master
default
protected
dev_release1
Tags
2
FPGA-dev-v2.4
FPGA-dev-v2.3
4 results
soclabs-cortexm0-mcu
Author
Search by author
Any Author
authors
dwf1m12
dwf1m12
1 author
Jan 04, 2022
verilog changes for bootrom generation and prep for IO pads
· c778f75a
dwf1m12
authored
3 years ago
c778f75a
bootrom generation and prep for IO pads
· a32c8bff
dwf1m12
authored
3 years ago
a32c8bff
Nov 25, 2021
documentation update
· b35a8975
dwf1m12
authored
3 years ago
Merge branch 'master' of git.soton.ac.uk:dwf1m12/soclabs-cortexm0-mcu
b35a8975
fix dma configuration to pass tests
· 0e40afa4
dwf1m12
authored
3 years ago
0e40afa4
Nov 24, 2021
Update GetStarted.md to add simulation instructions
· ffa1fcef
dwf1m12
authored
3 years ago
ffa1fcef
Update GetStarted.md
· 5bd895c4
dwf1m12
authored
3 years ago
5bd895c4
add initial GetStarted doc
· 1b89ae04
dwf1m12
authored
3 years ago
1b89ae04
update build from DesignStart Pro to full AAA IP bundles
· 2589e336
dwf1m12
authored
3 years ago
2589e336
Initial commit
· b99de5a2
dwf1m12
authored
3 years ago
b99de5a2
Loading
