Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
S
soclabs-cortexm0-mcu
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
dwf1m12
soclabs-cortexm0-mcu
Repository
7e61ba6703d6928b7b5002837f79dd6b14d1f18e
Select Git revision
Selected
7e61ba6703d6928b7b5002837f79dd6b14d1f18e
Branches
2
master
default
protected
dev_release1
Tags
2
FPGA-dev-v2.4
FPGA-dev-v2.3
5 results
Show more breadcrumbs
soclabs-cortexm0-mcu
GLIB
pads
verilog
PAD_VDDIO.v
PAD_VDDIO.v
Find file
Blame
Edit
Open in Web IDE
.
Quickly and easily edit multiple files in your project.
Edit single file
Edit this file only.
File actions
Find file
t
Blame
Copy permalink
y
Copy contents
Open raw
Download
3 years ago
7e61ba67
update IO library models
· 7e61ba67
dwf1m12
authored
3 years ago
7e61ba67
History
update IO library models
dwf1m12
authored
3 years ago
__init__.py
0 B
Empty file
