diff --git a/socket/vivado_packages/extio8x4_axis_target_1.0/component.xml b/socket/vivado_packages/extio8x4_axis_target_1.0/component.xml index 600b83d11ea32e65cc2e4a37af253f1f88d30ef4..5f13ed364110ec3f687cd64f4050c61650138243 100644 --- a/socket/vivado_packages/extio8x4_axis_target_1.0/component.xml +++ b/socket/vivado_packages/extio8x4_axis_target_1.0/component.xml @@ -240,7 +240,7 @@ <spirit:parameters> <spirit:parameter> <spirit:name>viewChecksum</spirit:name> - <spirit:value>9350a4b0</spirit:value> + <spirit:value>b0c1c61e</spirit:value> </spirit:parameter> </spirit:parameters> </spirit:view> @@ -649,15 +649,29 @@ <spirit:vendorExtensions> <xilinx:coreExtensions> <xilinx:supportedFamilies> - <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">artix7l</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7l</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">kintexu</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">kintexuplus</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">spartan7</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplus</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplusHBM</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">aartix7</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">aspartan7</xilinx:family> + <xilinx:family xilinx:lifeCycle="Pre-Production">azynq</xilinx:family> </xilinx:supportedFamilies> <xilinx:taxonomies> <xilinx:taxonomy>/soclabsIP</xilinx:taxonomy> </xilinx:taxonomies> <xilinx:displayName>extio8x4_axis_target_v1_0</xilinx:displayName> + <xilinx:autoFamilySupportLevel>level_1</xilinx:autoFamilySupportLevel> <xilinx:definitionSource>package_project</xilinx:definitionSource> - <xilinx:coreRevision>2</xilinx:coreRevision> - <xilinx:coreCreationDateTime>2024-10-01T17:09:36Z</xilinx:coreCreationDateTime> + <xilinx:coreRevision>4</xilinx:coreRevision> + <xilinx:coreCreationDateTime>2024-10-08T16:30:59Z</xilinx:coreCreationDateTime> <xilinx:tags> <xilinx:tag xilinx:name="ui.data.coregen.df@247831ce_ARCHIVE_LOCATION">/home/dwf1m12/work/extio_merge/main/accelerator-project/nanosoc_tech/nanosoc/socdebug_tech/socket/vivado_packages</xilinx:tag> <xilinx:tag xilinx:name="ui.data.coregen.df@3e3d1f50_ARCHIVE_LOCATION">/home/dwf1m12/work/extio_merge/main/accelerator-project/nanosoc_tech/nanosoc/socdebug_tech/socket/vivado_packages</xilinx:tag> @@ -672,12 +686,24 @@ <xilinx:tag xilinx:name="ui.data.coregen.df@6bb013c9_ARCHIVE_LOCATION">/home/dwf1m12/work/extio_merge/main/accelerator-project/nanosoc_tech/nanosoc/socdebug_tech/socket/vivado_packages</xilinx:tag> <xilinx:tag xilinx:name="ui.data.coregen.df@4ec3d82_ARCHIVE_LOCATION">/home/dwf1m12/work/extio_merge/main/accelerator-project/nanosoc_tech/nanosoc/socdebug_tech/socket/vivado_packages</xilinx:tag> <xilinx:tag xilinx:name="ui.data.coregen.df@48dc1b5f_ARCHIVE_LOCATION">/home/dwf1m12/work/extio_merge/main/accelerator-project/nanosoc_tech/nanosoc/socdebug_tech/socket/vivado_packages</xilinx:tag> + <xilinx:tag xilinx:name="ui.data.coregen.df@3f9bd21a_ARCHIVE_LOCATION">/home/dwf1m12/work/extio_merge/main/accelerator-project/nanosoc_tech/fpga/pynq_z2_xio/pynq_z2_xio.tmp/extio8x4_axis_target_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/vivado_packages</xilinx:tag> + <xilinx:tag xilinx:name="ui.data.coregen.df@5b916f18_ARCHIVE_LOCATION">/home/dwf1m12/work/extio_merge/main/accelerator-project/nanosoc_tech/fpga/pynq_z2_xio/pynq_z2_xio.tmp/extio8x4_axis_target_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/vivado_packages</xilinx:tag> + <xilinx:tag xilinx:name="ui.data.coregen.df@5e60f731_ARCHIVE_LOCATION">/home/dwf1m12/work/extio_merge/main/accelerator-project/nanosoc_tech/fpga/pynq_z2_xio/pynq_z2_xio.tmp/extio8x4_axis_target_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/vivado_packages</xilinx:tag> + <xilinx:tag xilinx:name="ui.data.coregen.df@737a2f6c_ARCHIVE_LOCATION">/home/dwf1m12/work/extio_merge/main/accelerator-project/nanosoc_tech/fpga/pynq_z2_xio/pynq_z2_xio.tmp/extio8x4_axis_target_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/vivado_packages</xilinx:tag> + <xilinx:tag xilinx:name="ui.data.coregen.df@2be947d1_ARCHIVE_LOCATION">/home/dwf1m12/work/extio_merge/main/accelerator-project/nanosoc_tech/fpga/pynq_z2_xio/pynq_z2_xio.tmp/extio8x4_axis_target_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/vivado_packages</xilinx:tag> + <xilinx:tag xilinx:name="ui.data.coregen.df@3d3abef3_ARCHIVE_LOCATION">/home/dwf1m12/work/extio_merge/main/accelerator-project/nanosoc_tech/fpga/pynq_z2_xio/pynq_z2_xio.tmp/extio8x4_axis_target_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/vivado_packages</xilinx:tag> + <xilinx:tag xilinx:name="ui.data.coregen.df@f992813_ARCHIVE_LOCATION">/home/dwf1m12/work/tmp/accelerator-project/nanosoc_tech/nanosoc/socdebug_tech/socket/vivado_packages/extio8x4_axis_target_1.0/extio8x4_axis_target_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/vivado_packages</xilinx:tag> + <xilinx:tag xilinx:name="ui.data.coregen.df@2bbbb719_ARCHIVE_LOCATION">/home/dwf1m12/work/tmp/accelerator-project/nanosoc_tech/nanosoc/socdebug_tech/socket/vivado_packages/extio8x4_axis_target_1.0/extio8x4_axis_target_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/vivado_packages</xilinx:tag> + <xilinx:tag xilinx:name="ui.data.coregen.df@531b8297_ARCHIVE_LOCATION">/home/dwf1m12/work/tmp/accelerator-project/nanosoc_tech/nanosoc/socdebug_tech/socket/vivado_packages/extio8x4_axis_target_1.0/extio8x4_axis_target_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/vivado_packages</xilinx:tag> + <xilinx:tag xilinx:name="ui.data.coregen.df@380be242_ARCHIVE_LOCATION">/home/dwf1m12/work/tmp/accelerator-project/nanosoc_tech/nanosoc/socdebug_tech/socket/vivado_packages/extio8x4_axis_target_1.0/extio8x4_axis_target_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/vivado_packages</xilinx:tag> + <xilinx:tag xilinx:name="ui.data.coregen.df@5a97ffa7_ARCHIVE_LOCATION">/home/dwf1m12/work/tmp/accelerator-project/nanosoc_tech/nanosoc/socdebug_tech/socket/vivado_packages/extio8x4_axis_target_1.0/extio8x4_axis_target_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/vivado_packages</xilinx:tag> + <xilinx:tag xilinx:name="ui.data.coregen.df@6c94eefd_ARCHIVE_LOCATION">/home/dwf1m12/work/tmp/accelerator-project/nanosoc_tech/nanosoc/socdebug_tech/socket/vivado_packages/extio8x4_axis_target_1.0/extio8x4_axis_target_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/vivado_packages</xilinx:tag> </xilinx:tags> </xilinx:coreExtensions> <xilinx:packagingInfo> <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion> <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="574beea2"/> - <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="bd4732b1"/> + <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="df8a00f1"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="d4879326"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="06f7268c"/> <xilinx:targetDRCs> diff --git a/socket/vivado_packages/extio8x4_axis_target_1.0/ip_project_archive.zip b/socket/vivado_packages/extio8x4_axis_target_1.0/ip_project_archive.zip index c6b0b9f00de00928e57497919a859f0b8ec880ae..172779a27585bee1402fc07cc665dc551db12b39 100755 Binary files a/socket/vivado_packages/extio8x4_axis_target_1.0/ip_project_archive.zip and b/socket/vivado_packages/extio8x4_axis_target_1.0/ip_project_archive.zip differ diff --git a/socket/vivado_packages/extio8x4_axis_target_1.0/soclabs.org_slip_extio8x4_axis_target_1.0.zip b/socket/vivado_packages/extio8x4_axis_target_1.0/soclabs.org_slip_extio8x4_axis_target_1.0.zip index 7be620a69d2225e8ba9e6981dfbb7c060bbb4839..12c8588bd10b4d40d29b407bf152c629d3bbcb3a 100644 Binary files a/socket/vivado_packages/extio8x4_axis_target_1.0/soclabs.org_slip_extio8x4_axis_target_1.0.zip and b/socket/vivado_packages/extio8x4_axis_target_1.0/soclabs.org_slip_extio8x4_axis_target_1.0.zip differ diff --git a/socket/vivado_packages/extio8x4_axis_target_1.0/src/extio8x4_axis_target.v b/socket/vivado_packages/extio8x4_axis_target_1.0/src/extio8x4_axis_target.v old mode 100755 new mode 100644 diff --git a/socket/vivado_packages/extio8x4_axis_target_1.0/src/extio8x4_sync.v b/socket/vivado_packages/extio8x4_axis_target_1.0/src/extio8x4_sync.v old mode 100755 new mode 100644 diff --git a/socket/vivado_packages/extio8x4_axis_target_1.0/src/extio8x4_tfsm.v b/socket/vivado_packages/extio8x4_axis_target_1.0/src/extio8x4_tfsm.v old mode 100755 new mode 100644 diff --git a/socket/vivado_packages/extio8x4_axis_target_1.0/xgui/extio8x4_axis_target_v1_0.tcl b/socket/vivado_packages/extio8x4_axis_target_1.0/xgui/extio8x4_axis_target_v1_0.tcl old mode 100644 new mode 100755