Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
NanoSoC Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package Registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
NanoSoC Tech
Repository
An error occurred while fetching folder content.
f783f487ed325318df5c9cda0c302f21f158f749
Select Git revision
0 results
nanosoc_tech
ASIC
44pin
Cadence
scripts
Compare
Find file
Code
Clone with SSH
Clone with HTTPS
Open in your IDE
Visual Studio Code (SSH)
Visual Studio Code (HTTPS)
IntelliJ IDEA (SSH)
IntelliJ IDEA (HTTPS)
Download source code
zip
tar.gz
tar.bz2
tar
Download this directory
zip
tar.gz
tar.bz2
tar
Download
Download source code
zip
tar.gz
tar.bz2
tar
Copy HTTPS clone URL
Copy SSH clone URL
git@git.soton.ac.uk:soclabs/nanosoc_tech.git
Copy HTTPS clone URL
https://git.soton.ac.uk/soclabs/nanosoc_tech.git
Add DRC ERC and LVS for calibre flows
Daniel Newbrook authored
1 year ago
4fb0045d
History
4fb0045d
1 year ago
History
Name
Last commit
Last update
..
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
