Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
NanoSoC Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package Registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
NanoSoC Tech
Repository
Something went wrong on our end
fef9cd2294e43902fdca1e0faa00a8fe351d674e
Select Git revision
1 result
nanosoc_tech
ASIC
44pin
Cadence
scripts
place.tcl
Find file
Blame
Permalink
1 year ago
fef9cd22
PnR add tieoff exclusion for pads
· fef9cd22
Daniel Newbrook
authored
1 year ago
fef9cd22
History
PnR add tieoff exclusion for pads
Daniel Newbrook
authored
1 year ago
