Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
NanoSoC Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
NanoSoC Tech
Repository
Something went wrong on our end
33cd9cfd6ebcd32b66a85ce2a1c78575e0ec401e
Select Git revision
1 result
nanosoc_tech
nanosoc
nanosoc_chip
chip
verilog
nanosoc_chip.v
Find file
Blame
Permalink
1 year ago
33cd9cfd
chip level CLK and TEST pins (replace XTAL1, XTAL2)
· 33cd9cfd
dwf1m12
authored
1 year ago
33cd9cfd
History
chip level CLK and TEST pins (replace XTAL1, XTAL2)
dwf1m12
authored
1 year ago
