Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
NanoSoC Tech
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
SoCLabs
NanoSoC Tech
Repository
Something went wrong on our end
244a49f4e1c7465d72e4f26d2faf7f4f8311b94f
Select Git revision
Branches
10
main
default
protected
feat_dma230_dataio
feat_qspi_rom
feat_extio
feat_dmax4
feat_dma350
feat_nanosoc_regions
feat_accel_decouple
dev
feat_accel_hash_stream
Tags
1
nanosoc-2023
11 results
nanosoc_tech
verif
tb
verilog
nanosoc_tb_qs.v
Find file
Blame
Permalink
1 year ago
244a49f4
(Quickstart) chip level CLK and TEST pins (replace XTAL1, XTAL2)
· 244a49f4
dwf1m12
authored
1 year ago
244a49f4
History
(Quickstart) chip level CLK and TEST pins (replace XTAL1, XTAL2)
dwf1m12
authored
1 year ago